This paper considers the fault detection problem for a single fault in a single MOS channel-connected subcircuit. We identify the following three decision sub-problems : i decide if a test vector exists; ii decide if an initializing vector exists; and iii decide if a test pair is robust. We prove that each of these problems is NP,complete. More importantly, we prove that the rst two remain NP,complete for the simplest subcircuit design styles, namely series parallel nMOS or CMOS logic gates. The third subproblem is shown to be of linear complexity for a CMOS logic gate with a stuck-open fault. We illustrate that a test pair that is not robust may contain a robust sub-test pair, and give a necessary and su cient condition for this to happen in CMOS logic gates. This leads to a linear-time algorithm for CMOS logic gates which tests for robustness and, if possible, derives a robust test pair from a possibly non-robust pair. The implications of these complexity results on practical transistor-level test generation tools are discussed.
I n troduction
The testing of VLSI circuits and systems is a major concern in the electronics industry. Extensive research has been done, and is still underway, in fault simulation and test generation in order to ensure reliable fault-free products. Testing is becoming more critical with the increase in the number of devices on a chip and the corresponding decrease in feature size.
Most test generation tools currently being used in the industry consider gate-level or higher functional-level representation of the design. As a result, faults are restricted to stuck-at fault models a node shorted to power or ground is said to be stuck-at 1 or 0. The advantage of such representation and fault modeling is that the testing task becomes technology-independent and can be carried out during the system design phase before the actual physical design is completed.
Although gate-level and functional-level testing may be acceptable for many applications, it is not adequate for high performance circuits. Many faults are technology-dependent they occur at the transistor and layout levels and should be tested during the physical design phase. Some of these faults are hard, or even impossible, to model by stuck-at fault models at the gate or functional levels 1, 2 . Thus, there is de nitely a need to consider technologydependent and transistor-level representations in order to approach fault-free products.
In this paper we consider the problem of detecting permanent transistor-level faults in MOS digital circuits. These faults are typically modeled as transistor stuck-open or closed faults. They include failures in actual transistors, as well as bridging faults, which can be modeled by inserting arti cial transistors between nodes. We consider the circuit to be partitioned into primitive modules consisting of nodes that are connected by transistor channels, along with the transistors forming the connections 3 . Power supply, ground, and primary input nodes always belong to the boundaries of modules. Such modules, which h a v e been called channel-connected subcircuits, static components 3 , transistor groups, or circuit blocks, are often simply the MOS implementations of logic gates. W e will refer to them as channel-connected subcircuits, or simply as subcircuits. In general, a subcircuit may contain pass-transistors and its behavior cannot be easily predicted by simple boolean models. When it does implement a logic gate, we will refer to a subcircuit as a logic gate, or simply a gate.
The problem of automatically generating tests to detect faults in VLSI circuits is naturally divided into two stages, which take place at the local and global levels, as follows. At the local level, the subcircuit in which the fault occurs is rst identi ed, and a local tests is devised which, if applied at the inputs of that subcircuit, would produce a faulty v alue at its output. At the global level, this tests is propagated backwards to the circuit primary inputs, and the faulty subcircuit output value is propagated forward to the circuit primary outputs. If these propagation steps are successful, then a test has been derived 4 .
In classical gate-level test generation schemes, the local tests are often readily available from the gate library, and the bottleneck becomes the two forward and backward propagation steps. The classical test generation problem has been extensively studied, and has been shown 5, 6 to be NP,hard. Recently, a n umber of test generation schemes have been proposed for transistor-level faults 7 14 . Perhaps the most signi cant di erence between these and previous, gate-level, test generation schemes is that local tests are no-longer easily available, but must be derived as well.
It has been established 1, 2 , and has been our experience 7, 8 that the problem of deriving local tests for transistor-level faults is not trivial. The reason for this is mainly that the circuit response to a transistor-level fault often depends on its electrical, rather than simply logical, properties. This is especially true for faults that require two test vectors for detection. Such faults occur frequently 1, 2, 7, 8, 15, 16 in MOS circuits. In such cases, the rst vector is used to set-up certain charges at some subcircuit nodes in preparation for the second vector. We will refer to the second vector of a test pair as a test vector, represented as t 2 , and to the rst as an initializing vector, represented as t 1 . F or uniformity of presentation, a test vector will be called t 2 even if it does not require initialization. A given two-vector test sequence may b e i n v alidated in practice due to signal skews at the subcircuit inputs 1, 11, 16 . A test pair that is valid irrespective of signal skews is said to be robust 15 . This paper investigates the complexity of the local test generation problem for faults at the transistor-level, and shows that it is NP,hard. The remainder of this paper is divided into six sections. Section 2 considers the complexity of nding a single test vector, Section 3 deals with nding an initializing vector, and Section 4 examines the complexity o f c hecking for robustness. Section 5 considers the robustness problem in CMOS logic gates. Finally, Section 6 gives some concluding remarks and discusses the practical implications of the results presented in this paper.
Complexity of Generating t 2
This section is concerned with the complexity of deriving a single test vector t 2 . W e begin with some preliminaries from boolean algebra that will be needed in the proofs below.
A boolean expression is said to be satis able if there exists an assignment of 0's and 1's to its variables that gives it the value 1. We recall the satis ability problem from mathematical logic 17 , to be abbreviated SAT, which is de ned as follows. A boolean variable or its complement is called a literal. Given a boolean expression in conjunctive normal form CNF, i.e., it is the product logical and of a set of sub-expressions called clauses where every clause is the sum logical or o f a n umber of literals. The problem is to decide whether or not the expression is satis able. It is well known 17, 18 that SAT i s NP,complete.
A boolean expression is said to be in disjunctive normal form DNF if it is a sum logical or of a set of clauses where each clause is the product logical and o f a n umber of literals. We will represent the fact that a problem P is transformable in polynomial time to a problem P 0 by writing P P 0 .
De nition 1. Problem P 0 : Let g h be a boolean expression in CNF DNF with no complemented literals, and let h be the complement o f h . I s g h satis able? Lemma 1. P 0 is NP,complete.
proof: By DeMorgan's Laws, h is a CNF with only complemented literals. Hence P 0 is an easy equivalent restatement of the satis ability problem for unate CNF formulas : P 0 is equivalent to the clause-monotone problem 6 also MONOTONE 3SAT 17 which are NP,complete.
Consider the following fault detection problem :
De nition 2. Problem P 1 : Let S be a series parallel nMOS or CMOS logic gate with either a transistor stuck-closed or stuck-open fault f, does there exist a test vector t 2 for f? Theorem 1. P 1 is NP,complete. proof: P 1 is in NP . T o complete the proof we will prove that P 0 P 1 . Let g and h be an instance of P 0 . Construct, in linear time, a series parallel realization of g and h using nMOS transistors and build the nMOS gate shown in Fig. 1 , where x f does not occur in g or h.
Let there be a fault f either stuck-closed or stuck-open at transistor T f . This constitutes an instance of P 1 . It is clear that a test vector t 2 can be found if and only if gh is satis able. Therefore P 0 P 1 . The same result holds for CMOS by considering the gate in Fig. 2 .
It is easy to prove, using similar arguments, that the single node stuck-at 0 or 1 fault detection problem for nodes internal to the gate is also NP, complete consider a stuck-at-0 fault at node Y in Fig. 3 .
Complexity of Generating t 1
Once a test vector t 2 has been found, it may be necessary to derive an initializing vector t 1 . W e n o w examine the complexity of the problem of nding t 1 .
To point out some of the issues involved in deriving t 1 , and to motivate the formal de nition of the problem as given below, consider the CMOS logic gate shown in Fig. 4 , where the nMOS transistor driven by input C is stuck-open. Suppose that the two nMOS transistors tied to ground are wide enough so that the parasitic capacitances at X and Y are comparable with that at Z. One possible test vector for this fault is t 2 = 1010 A = 1 ; B= 0 ; C= 1 ; D= 0. It works by trying to turn on the path Z , X , ground 00 , while keeping o the path Z , Y , ground 00 . It is clear that an initializing vector t 1 must precharge Z to 1. However, since t 2 ties Z to X, which has comparable capacitance, and to guarantee that the charge on Z is not lost due to charge sharing 1, 16 , then t 1 must also precharge X to 1. Therefore, t 1 = 1000 is the required initializing vector. Another valid test vector is t 2 = 1110, which ties Z to both X and Y . In this case t 1 must precharge all three nodes X;Y; & Z, hence t 1 = 1100. Therefore, the initializing vector t 1 depends not only on the particular fault, but also on the choice of test vector t 2 .
Having made this introduction, we are now ready to de ne the following initialization problem :
De nition 3. Problem P 2 : Let S be an MOS subcircuit, with either a transistor stuckclosed or stuck-open fault f, for which some test vector t 2 is known to require initialization, does there exist an initializing vector t 1 for t 2 ?
Theorem 2. If S is a series parallel CMOS logic gate with a stuck-open fault f, then P 2 is NP,complete. proof: The proof will be based on the need to avoid charge sharing between the output and other gate nodes when the test vector t 2 is applied.
It is clear that P 2 is in NP , w e will prove that P 0 P 2 . Using an instance of P 0 build in linear time the gate in Fig. 5 so that C Y = C Z and all other internal node capacitances are negligible. Let there be a stuck-open fault at nMOS transistor T f .
Since any t 2 must sensitize the output Z to the gate label of T f then it must connect Y and Z by at least one path in the g block. Since C Y = C Z then an initializing vector must initialize both Y and Z to 1 to avoid charge sharing when t 2 is applied, no other nodes need be initialized because they have negligible capacitances by construction. Therefore an initializing vector t 1 can be found if and only if gh is satis able, and P 0 P 2 .
Before going on, we should make the following point. If one assumes that the output node capacitance is always much higher than the capacitances at the internal nodes, then charge sharing can be neglected, and the only node to be initialized is the output node. In this case the initialization problem P 2 becomes of linear complexity, since it can be solved by simply nding a path of transistors to be turned on in either the p-or n-block of the gate, depending on the required initial value.
The problem of initialization does not arise for a single nMOS gate. Furthermore, in the case of a transistor stuck-closed fault, P 2 does not arise for either nMOS or CMOS gates. If, however, the design style is not constrained to be either nMOS or CMOS logic gates in which case we refer to it as an unconstrained design style then initialization may be required even for stuck-closed faults.
As an aside, we should point out that, by unconstrained design style, we do mean a completely free style where any i n terconnection of P or N transistors is allowed. To a MOS circuit designer, such a design style will seem useless, and hence the results in the next two theorems may seem insigni cant. However, a tool developer, writing a transistor-level test generation program that accepts circuit descriptions in the form of transistors and nodes, must decide whether to disallow certain strange subcircuit con gurations, or else to decide how to handle all con gurations. It is with this second choice in mind that we include the next two theorems, which are based on the two non-standard subcircuits in Figs. 6 and 8 . If nothing else, these two results establish that, if standard design practices are not followed, then the problems are no longer of polynomial-time complexity.
Theorem 3. P 2 is NP,complete for stuck-closed faults if an unconstrained design style is allowed.
proof: A s a b o v e, P 2 is in NPand we will prove that P 0 P 2 . Construct a subcircuit in polynomial time using nMOS transistor implementations of g and h as shown in Fig. 6 . The gure also shows an assumed stuck-closed fault at one of the transistors with gate label x f . It is easy to see that t 2 must make x f = 0 and gh= 1, and requires that the output node Z be initialized to 1. This constitutes an instance of P 2 . An initializing vector t 1 can be found if and only if gh is satis able, therefore P 0 P 2 .
Complexity of Checking Robustness
Suppose a test vector t 2 for a certain fault requires an initializing vector t 1 . The object of t 1 is to initialize certain internal nodes in the subcircuit to certain values. The success of t 2 depends on whether or not these values are still there when it is applied, we will refer to these nodes as critical precharged n o des. F or instance, in the example in Fig. 4 , if the test pair t 1 = 1100; t 2 = 1110 is used then X; Y; & Z are three critical precharged nodes.
Whether these charges are lost or not depends on the way the transition t 1 ! t 2 takes place. Signal skews at the inputs to the subcircuit 1, 11, 16 can cause certain transistors to switch before others, causing the values of these critical nodes to be changed before t 2 is applied. As an example, consider the CMOS gate in Fig. 7 , which has been borrowed from 11 , in which a stuck-open fault is assumed at the pMOS transistor driven by input B. In this case, the test vector is t 2 = 001, and requires output Z to be precharged to 0. If this charge is lost during the transition then the test will be invalidated. Z is the only critical precharged node in this case. A possible initializing vector is t 1 = 100. If, however, input A switches to 0 before C has switched to 1, then the intermediate state 000 will take the output high and invalidate the test.
It is of interest, therefore, to devise test pairs t 1 , t 2 that cannot be invalidated no matter how the subcircuit inputs switch; these tests are called robust 15 . It is helpful to visualize t 1 and t 2 as cubes 4 in the boolean space. A robust test pair then becomes one which cannot be invalidated no matter which path in the boolean space is actually taken to go from t 1 to t 2 .
De ne the following robustness problem :
De nition 4. Problem P 3 : Given an MOS subcircuit S along with a test pair t 1 ; t 2 for a certain fault in S, is the test pair robust?
Theorem 4. P 3 is NP,complete if an unconstrained design style is allowed. proof: P 3 is in NP , w e still need to show that it is also NP,hard. To d o s o w e will show that a polynomial-time algorithm A for P 3 can be used to construct a polynomialtime algorithm for SAT. Let Ex 1 ; : : : ; x n be a boolean expression in CNF. The required algorithm is simply as follows: -1-If E0; : : : ; 0 = 1, then E is satis able. -2-Else if E1; : : : ; 1 = 1, then E is satis able.
-3-Else construct in linear time a switching function realization of E using nMOS transistors for non-complemented literals and pMOS transistors for complemented ones. Use this to build the subcircuit shown in Fig. 8 . Let there be a transistor stuck-open fault at the nMOS transistor driven by x 1 shown in the gure. The only possible test pair is one that sets x i = 0 i n t 1 and x i = 1 i n t 2 for all i = 1 ; : : : ; n , so that Z is initialized to 1 by t 1 and then possibly discharged to 0 by t 2 . Since E0; : : : ; 0 = 0 and E1; : : : ; 1 = 0, then the E block is o when either t 1 or t 2 is applied, and therefore t 1 ; t 2 i s a v alid test pair.
This constitutes an instance of P 3 , and A can be used to solve it in polynomial-time.
Notice that the set of possible intermediate states in the transition is the whole boolean space and that E should be 0 at each of these states to preserve the charge at the output node Z. Therefore the test pair is robust if and only if E is not satis able. We will show in the next section that this problem becomes of linear complexity for the special case of a CMOS logic gate.
Robustness in CMOS logic gates
We will now study the complexity o f P 3 for the case of a single CMOS logic gate not necessarily series parallel with a transistor stuck-open fault. Some remarks are necessary at rst to set the stage for the remainder of this section.
A compact representation of t 1 or t 2 is a row-vector, or cube, of n entries x i 2 f 0 ; X ; 1 g , where X means that the value at the corresponding gate input is irrelevant to the test. A cube t 0 is a subset of a cube t if and only if t 0 can be obtained from t by replacing some or all of the X entries in t by 0 s o r 1 s . W e will use to represent the subset inclusion relation between two cubes. We also denote by the bit-wise and or operation between two cubes using ternary logic.
Consider again the example in Fig. 7 . As described above, the test pair t 1 = 100; t 2 = 001 was found to be non-robust because both A and C are supposed to switch, causing a racehazard situation which can invalidate the test if the state 000 is obtained. In fact, a more e cient description of this initializing vector would be t 1 = 1 XX, signifying the fact that as long as A is high to drive Z low, the other values at B and C are irrelevant. Of course this t 1 still su ers from the same race-hazard problem. However, if the subcube t 0 1 = 1 X 1 is chosen, then C no longer has to switch, and the race-hazard is removed, resulting in a robust test pair 1X1; 001. However, if a glitch occurs on C, then the state 000 can occur and invalidate the test, this is called a static hazard problem. Therefore, an exact description of this robust test pair should carry with it the requirement that C should be static-hazard-free, to be abbreviated shf, during the transition. In general, a robust test pair comes with shf requirements for one or more input nodes; it will be written as a robust test triplet t 1 ; S hf ; t 2 , where S hf is the set of inputs that need to be shf.
Notice that, as in the above example, a non-robust test pair t 1 ; t 2 m a y be made robust by selecting some subcube of each o f t 1 and t 2 , t 0 1 and t 0 2 , and requiring that some inputs that do not change in the transition t 0 1 ! t 0 2 be free of glitches ie, static-hazard-free. The choice of t 0 1 , t 0 2 , and S hf is not unique. This process of extracting a robust test pair from a non-robust one will be referred to as re nement : t 1 ; t 2 i s r e ned to produce t 0 1 ; S hf ; t 0 2 . In the remainder of this section we derive a necessary and su cient condition for a test pair in a CMOS logic gate to either be robust or to contain a robust sub-test pair. This leads to a linear-time algorithm that either re nes a given test pair to make it robust, or else declares it as non-robust. This essentially proves that P 3 becomes of linear complexity for CMOS logic gates.
Given a CMOS logic gate S with a stuck-open fault at a transistor T f whose gate label is x f . Given also a test pair t 1 , t 2 , not necessarily robust, which detects this fault. Let the gate output node be Z. We make the reasonable assumption that the capacitance of Z is not negligible compared to other internal nodes of S; therefore, it is one of the critical precharged nodes. We also assume, without loss of generality, that T f is in the n-part of the gate. This means that t 1 joins Z as well as all other critical precharged nodes to V dd , and t 2 attempts to join Z to V ss along a path that goes through T f .
We will now focus on the n-part of the gate and treat it as a graph G where every gate node transistor translates to a graph node edge of G, h o w ever, no edge is inserted in G for the faulty transistor T f . I f t is an input vector to S at a particular time involving no X entries, de ne G t as the subgraph of G induced by the edges turned on" by t. W e will call this subgraph of G the conduction subgraph associated with t. It is clear since T f = 2 G that if for some intermediate t in the transition the resulting G t joins one of the critical precharged nodes to V ss , or to some other discharged node with high enough capacitance to cause charge sharing, then the charges will be lost and the test invalidated. If this is not the case for a certain G t , then it will be called charge-preserving. We will assume, that, knowing the node capacitances, it is possible to check in linear time whether a certain subgraph G t i s c harge-preserving or not.
Let t 0 1 t 0 2 be obtained from t 1 t 2 b y replacing the X's in its row v ector representation by 0's. G t 0 1 contains all the critical precharged nodes in the n-part of S, and therefore contains the output node Z in particular. In fact G t 0 1 joins the output node Z to every other critical precharged node of G. As for G t 0 2 it contains both Z and V ss , but does not actually join them by a path because T f was not included in G. De ne G t i G t j t o b e the graph with node edge set equal to the union of the two node edge sets of G t i and G t j . We will also say G t i G t j i f G t i i s a subgraph of G t j .
Let t 12 Even though the algorithm given above i s v ery e cient, it may give shf requirements that are an overkill; ie, it may be possible to make the test pair robust using less stringent shf requirements. This may be done by posing the problem as a network ow problem 19 and looking for minimum or minimal cuts in the resulting network.
Conclusion
This paper considers the fault detection problem for a single fault in a single MOS channelconnected subcircuit. We identify the following three decision sub-problems : i decide if a test vector exists; ii decide if an initializing vector exists; and iii decide if a test pair is robust. We prove that each of these problems is NP, complete. More importantly, w e prove that the rst two remain NP,complete for the simplest subcircuit design styles, namely series parallel nMOS or CMOS logic gates. The third subproblem is shown to be of linear complexity for a CMOS logic gate with a stuck-open fault. We illustrate that a test pair that is not robust may contain a robust sub-test pair, and give a necessary and su cient condition for this to happen in a CMOS logic gate. This leads to a linear-time algorithm for CMOS logic gates that, if possible, derives a robust test pair from a possibly non-robust pair, or else declares the test to be non-robust.
The signi cance of these results is that it is very unlikely that a polynomial-time algorithm for local test generation in general MOS circuits will be found. We should make the point, however, that our results all refer to the asymptotic complexity of this problem.
Since practical" MOS gates have a constant O 1 upper limit on their number of transistors, then exponential or exhaustive algorithms may be acceptable for them. Therefore, the formal results derived above m a y h a v e limited practical importance. Nevertheless, it is important to know whether polynomial-time algorithms for these problems, for general MOS circuits, exist or not. Furthermore, test generation tools that work at the switch o r transistor levels need to be able to handle not just implementations of logic gates, but also many other con gurations, such as pass-transistors in multiplexors, shifters, or data-paths. These subcircuits can grow v ery large in size, e.g. up to 5000 transistors 3 , which gives our asymptotic complexity results signi cant practical importance in these cases. Therefore, a transistor-level test generation algorithm should use heuristics or approximations in order to perform reasonably on very large subcircuits. Furthermore, it is important to look for certain restricted design styles and fault types for which e cient, special purpose, polynomial time algorithms exist. In view of this, it is signi cant that the fault detection problem remains NP,complete for the special case of a series parallel nMOS or CMOS logic gate.
Another way around the hardness of this problem may be to preprocess and precharacterize the subcircuits so that tests for them would be readily available for the test generator. Certain design styles, such as standard cells, are especially attractive in this respect because the capacitance at internal nodes, which is crucial to the success of transistor-level tests, is predetermined, and does not depend on the nal layout of the whole chip. In previous work 7, 8 , the authors describe their implementation of a transistor-level test generation tool, called ITEST, which takes into account the e ects of charge-sharing, voltage division, and race and static hazards, and guarantees robust test pairs. It is based on a switch-level model of MOS circuits, and has been used to characterize a variety of MOS subcircuits, ranging from simple gates to more complex circuits with pass-transistors and transmission gates. Figure 2 : A CMOS gate, used to study the complexity of generating t 2 . Figure 3 : An nMOS gate. Figure 4 : A CMOS gate, used to illustrate the problems of charge sharing and charge loss. Figure 5 : A CMOS gate, used to study the complexity of generating t 1 . Figure 6 : An MOS subcircuit with a transistor stuck-closed fault. 
